PDF《www.ti.com》

AM1810 www.

ti.com SPRS709B CNOVEMBER 2010CREVISED DECEMBER

2011 AM1810 ARM Microprocessor For PROFIBUS Check for Samples: AM1810

1 AM1810 ARM Microprocessor 1.1 Features

12 ? Highlights ? 1.8V or 3.3V LVCMOS IOs (except for USB and DDR2 interfaces) C 375-MHz ARM926EJ-S? RISC Core ? Two External Memory Interfaces: C ARM9 Memory Architecture C EMIFA C Programmable Real-Time Unit Subsystem (With Profibus) ? NOR (8-/16-Bit-Wide Data) C Enhanced Direct-Memory-Access Controller ? NAND (8-/16-Bit-Wide Data)

3 (EDMA3) ? 16-Bit SDRAM With

128 MB Address C Two External Memory Interfaces Space C Three Configurable

16550 type UART C DDR2/Mobile DDR Memory Controller Modules (Including one (UART1 or UART2) ? 16-Bit DDR2 SDRAM With

512 MB designated for PROFIBUS interface.) Address Space or C Two Serial Peripheral Interfaces (SPI) ? 16-Bit mDDR SDRAM With

256 MB C Multimedia Card (MMC)/Secure Digital (SD) Address Space Card Interface with Secure Data I/O (SDIO) ? Three Configurable

16550 type UART Modules: C Two Master/Slave Inter-Integrated Circuit C With Modem Control Signals C USB 2.0 OTG Port With Integrated PHY C 16-byte FIFO C One Multichannel Audio Serial Port C 16x or 13x Oversampling Option C 10/100 Mb/s Ethernet MAC (EMAC) ? LCD Controller C Three 64-Bit General-Purpose Timers ? Two Serial Peripheral Interfaces (SPI) Each C One 64-bit General-Purpose/Watchdog Timer With Multiple Chip-Selects C TwoEnhanced Pulse Width Modulators ? Two Multimedia Card (MMC)/Secure Digital (SD) Card Interface with Secure Data I/O (SDIO) C Three 32-Bit Enhanced Capture Modules Interfaces ? 375MHz ARM926EJ-S? RISC MPU ? Two Master/Slave Inter-Integrated Circuit (I2 C ? ARM926EJ-S Core Bus?) C 32-Bit and 16-Bit (Thumb?) Instructions ? One Host-Port Interface (HPI) With 16-Bit-Wide C Single Cycle MAC Muxed Address/Data Bus For High Bandwidth C ARM? Jazelle? Technology ? Programmable Real-Time Unit Subsystem C EmbeddedICE-RT? for Real-Time Debug (PRUSS) With Profibus ? ARM9 Memory Architecture C Two Independent Programmable Realtime C 16K-Byte Instruction Cache Unit (PRU) Cores C 16K-Byte Data Cache ? 32-Bit Load/Store RISC architecture C 8K-Byte RAM (Vector Table) ? 4K Byte instruction RAM per core C 64K-Byte ROM ?

512 Bytes data RAM per core ? Enhanced Direct-Memory-Access Controller

3 ? PRU Subsystem (PRUSS) can be disabled (EDMA3): via software to save power C

2 Channel Controllers ? Register

30 of each PRU is exported from C

3 Transfer Controllers the subsystem in addition to the normal R31 output of the PRU cores. C

64 Independent DMA Channels C Standard power management mechanism C

16 Quick DMA Channels ? Clock gating C Programmable Transfer Burst Size ? Entire subsystem under a single PSC ? 128K-Byte On-Chip Memory clock gating domain

1 Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. 2All trademarks are the property of their respective owners. PRODUCTION DATA information is current as of publication date. Products conform to Copyright ? 2010C2011, Texas Instruments Incorporated specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. AM1810 SPRS709B CNOVEMBER 2010CREVISED DECEMBER

2011 www.ti.com C Dedicated interrupt controller 16-bit Inclusive C Dedicated switched central resource C Single Data Rate or Dual Data Rate Transfers ? USB 1.1 OHCI (Host) With Integrated PHY C Supports Multiple Interfaces with START, (USB1) ENABLE and WAIT Controls ? USB 2.0 OTG Port With Integrated PHY (USB0) ? Serial ATA (SATA) Controller: C USB 2.0 High-/Full-Speed Client C Supports SATA I (1.5 Gbps) and SATA II (3.0 Gbps) C USB 2.0 High-/Full-/Low-Speed Host C Supports all SATA Power Management C End Point