PDF《深圳市美芯微电子有限公司》

7 Bit

6 Bit

5 Bit

4 Bit

3 Bit

2 Bit

1 Bit

0 Port C - - PC5 PC4 PC3 PC2 PC1 PC0 (9).

08 ~ 09H : Unimplemented Register. (10).0AH or 8AH : Program counter high byte. Bit

7 Bit

6 Bit

5 Bit

4 Bit

3 Bit

2 Bit

1 Bit

0 PCHLAT - - - PCH4 PCH3 PCH2 PCH1 PCH0 (11). 0BH or 8BH : Interrupt control register. Bit

7 Bit

6 Bit

5 Bit

4 Bit

3 Bit

2 Bit

1 Bit

0 INTS GIS PEIE TIS INTS PAIE TIF INTF PAIF GIS : Global Interrupt Enable Bit.

0 = Disable all interrupts

1 = Enable all un-masked interrupts PEIE : Peripheral Interrupt Enable Bit.

0 = Disable all peripheral interrupts

1 = Enable all peripheral interrupts TIS : TMR0 Overflow Interrupt Enable Bit.

0 = Disable the Timer0 interrupt

1 = Enable the Timer0 interrupt INTS : PA2/INT Interrupt Enable Bit.

0 = Disable the PA2/INT interrupt

1 = Enable the PA2/INT interrupt PAIE : PA Port Change Interrupt Enable Bit.

0 = Disable the PA port change interrupt

1 = Enable the PA port change interrupt TIF : TMR0 Overflow Interrupt Flag Bit.

0 = Timer0 did not overflowed

1 = Timer0 has overflowed (must be cleared in software) INTF : PA2/INT Interrupt Flag Bit.

0 = The PA2/INT interrupt did not occur

1 = The PA2/INT interrupt occurred PAIF : PA Port Change Interrupt Flag Bit.

0 = None of the PA5~0 pins have changed state

1 = When at least one of the PA5~0 pins changed state (must be cleared in software) (12). 0CH : Peripheral interrupt register. Bit

7 Bit

6 Bit

5 Bit

4 Bit

3 Bit

2 Bit

1 Bit

0 PIFB1 EEIF ADIF - - CMIF - - TMR1IF http://www.mx mcu.com.cn MDT10F676 This specification is subject to be changed without notice. Please visit our web site for the most updated information. http://www.mdtic.com.tw 8/18 2010.6 Ver. 1.1 EEIF : EEPROM Write Operation Interrupt Flag Bit.

0 = The EEPROM write operation is not completed or has not been start

1 = The EEPROM write operation completed (must be cleared in software) ADIF : A/D Converter Interrupt Flag Bit.

0 = The A/D conversion is not complete .

1 = The A/D conversion is complete (must be cleared in software) CMIF : Comparator Interrupt Flag Bit.

0 = Comparator input has not changed

1 = Comparator input has changed (must be cleared in software) TMR1IF : TMR1 Overflow Interrupt Flag Bit.

0 = Timer1 register did not overflow

1 = Timer1 register overflowed (must be cleared in software) (13). 0DH : Unimplemented register. (14). 0EH : TMR1L (The timer1 LSB register) The LSB of the 16-bit TMR1. (15). 0FH : TMR1H (The timer1 MSB register) The MSB of the 16-bit TMR1. (16). 10H : Timer1 control register. Bit

7 Bit

6 Bit

5 Bit

4 Bit

3 Bit

2 Bit

1 Bit

0 T1STA - TMR1GE T1CKPS1 T1CKPS1 T1OSCEN /T1SYNC TMR1CLK TMR1ON TMR1GE : Timer1 Gate Enable Bit. If TMR1ON =

0 this bit is ignored If TMR1ON =

1 0 = Timer1 is on

1 = Timer1 is on if /T1G pin is low T1CKPS1 &

T1CKPS0: Timer1 Input Clock Prescale Select bits.

0 0 =

1 :

1 Prescale value

0 1 =

1 :

2 Prescale value

1 0 =

1 :

4 Prescale value

1 1 =

1 :

8 Prescale value T1OSCEN : LF Oscillator Enable Bit. If INTOSC without CLKOUT oscillator is active :

0 = LP oscillator is off

1 = LP oscillator is enabled for Timer1 clock /T1SYNC : Timer1 External Clock Input Synchronization Control Bit. If TMR1CLK =

0 this bit is ignored Timer1 use internal clock If TMR1CLK =

1 0 = Synchronize external clock input

1 = Do not synchronize external clock input TMR1CLK : Timer1 Clock Source Select Bit.

0 = Select internal clock Fosc/4