编辑: 向日葵8AS | 2019-07-13 |
,,
,,
"1.
上课周数:11周",,
, "课程:EDA技术基础",,
,"(选)修",,
,"2.总时数:32学时",,
, ,,
,,
,,
"3.时间分配",,
, "适用系:自动化工程系专业:自动化11级1-3班",,
,,
,,
"讲课22学时",,
, ,,
,,
,,
"课堂练习学时",,
, ,,
,,
,,
"实验10学时",,
, ,,
"2013――2014学年第一学期",,
,,
"现场教学学时",,
, "任课教师:庞家园",,
,"辅导教师:",,
,"课程设计及作业学时",,
, ,,
,,
,,
"4.课程学分:2",,
,,
,,
"主要教材(讲义)及参考书" "名称",,
,"语种","编著者","出版单位",,
,"版本及出版时间",,
, "主要教材","EDA技术与VHDL设计",,
"中文","徐志军等","电子工业出版社",,
,"39814",,
,,
"参考书","FPGA原理、设计与应用",,
"中文","赵雅兴","天大出版社",,
,"2002", ,"CPLD技术及其应用",,
"中文","宋万杰等","西安电子科技大学出版社",,
,"2001", "日期","周次","教学内容(教学大纲分章和题目的名称)","课内时数分配",,
,,
"课外作业","自学","备注" ,,
,"讲课","习题课及讨论","实验","课程设计及作业",,
,,
, "2013.9.4","1","第1章EDA技术概述1.1EDA技术及其发展历程1.2EDA技术的特征和优势1.3EDA设计的目标和流程1.5硬件描述语言","2" "2013.9.11","2","第2章可编程逻辑器件基础2.1概述2.2PLD器件的基本结构2.3CPLD/FPGA的结构特点2.6可编程逻辑器件的设计与开发2.7可编程逻辑器件的测试技术第5章VHDL设计输入方式5.1QuartusⅡ的VHDL输入设计","2",,
,,
"P761,12",,
"2013.9.18","3","第6章VHDL结构与要素6.1实体6.2结构体6.3VHDL库","2",,
,,
"P1984",,
"2013.9.25","4","第6章VHDL结构与要素6.4VHDL程序包6.5配置6.6VHDL文字规则","2",,
,,
"p19913",,
"2013.10.9","6","第6章VHDL结构与要素6.7VHDL数据类型6.8VHDL操作符6.9数据对象","2",,
,,
"p19919",,
"日期","周次","教学内容(教学大纲分章和题目的名称)","课内时数分配",,
,,
"课外作业","自学","备注" ,,
,"讲课","习题课及讨论","实验","课程设计及作业",,
, "2013.10.16","7","第7章VHDL基本语句与基本设计7.1顺序语句","2",,
,,
,,
"2013.10.23","8","第7章VHDL基本语句与基本设计7.1顺序语句7.2并行语句","2",,
,,
,,
"2013.10.30","9","第7章VHDL基本语句与基本设计7.2并行语句","2",,
,,
"P2341",,
"2013.11.6","10","第7章VHDL基本语句与基本设计7.3VHDL组合逻辑电路设计7.4VHDL时序逻辑电路设计","2","",,
,"P23411",,
"2013.11.13","11","第7章VHDL基本语句与基本设计7.4VHDL时序逻辑电路设计第8章VHDL设计进阶","2",,
,,
"P23517",,
"2013.11.20","12","复习课","2",,
,,
,,
"备注:节日放假,金工实习,课程顺延" "任课教师:",,
,"学科(课程)组:",,
,,
"系主任:",,
,,
"年月日","年月日",,
,,
"年月日",,
"说明: "
1、教学日历于开课前填好,开学后两周内交学科(课程)组负责人审核,报开课系领导审批. "
2、教学日历由任课教师持有一份,开课系留存一份. "
3、公共基础课或跨系授课还需由授课系留存一份. "
4、教师上课必须携带教学日历.