PDF《FRDM-KV10Z》

5

5 4

4 3

3 2

2 1

1 D D C C B B A A Table of Contents Revisions &

Change Log Rev Description A Initial Release Approved Date 09-04-15 BLOCK DIAGRAM

1 TITLE PAGE

2 OpenSDA INTERFACE

3 KV10 MCU

5 ARDUINO SHIELDS

4 FRDM-KV10Z OrCAD Capture 16.

5 A1 Updated shunt location 01-16-15 Drawing Title: Size Document Number Rev Date: Sheet of Page Title: Designer: Drawn by: Approved: Automotive, Industrial &

Multi- Market Solutions Group

6501 William Cannon Drive West Austin, TX 78735-8598 This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor. ICAP Classification: FCP: FIUO: PUBI: SCH-28718 | PDF: SPF-28718 A1 FRDM-KV10Z C Monday, January 18,

2016 TITLE PAGE AVID P. Sustek AVID

1 5 -X- ___ ___ Drawing Title: Size Document Number Rev Date: Sheet of Page Title: Designer: Drawn by: Approved: Automotive, Industrial &

Multi- Market Solutions Group

6501 William Cannon Drive West Austin, TX 78735-8598 This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor. ICAP Classification: FCP: FIUO: PUBI: SCH-28718 | PDF: SPF-28718 A1 FRDM-KV10Z C Monday, January 18,

2016 TITLE PAGE AVID P. Sustek AVID

1 5 -X- ___ ___ Drawing Title: Size Document Number Rev Date: Sheet of Page Title: Designer: Drawn by: Approved: Automotive, Industrial &

Multi- Market Solutions Group

6501 William Cannon Drive West Austin, TX 78735-8598 This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor. ICAP Classification: FCP: FIUO: PUBI: SCH-28718 | PDF: SPF-28718 A1 FRDM-KV10Z C Monday, January 18,

2016 TITLE PAGE AVID P. Sustek AVID

1 5 -X- ___ ___

5 5

4 4

3 3

2 2

1 1 D D C C B B A A 1. Unless Otherwise Specified: All resistors are in ohms, most are 1%, 1/10 Watt. Otherwise are 5%, 1/8 Watt. All capacitors are in uF, some are 10% or 20% All voltages are DC All polarized capacitors are tantalum 2. Interrupted lines coded with the same letter or letter combinations are electrically connected. 3. Device type number is for reference only. The number varies with the manufacturer. 4. Special signal usage: _B Denotes - Active-Low Signal or [] Denotes - Vectored Signals 5. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology. Drawing Title: Size Document Number Rev Date: Sheet of Page Title: ICAP Classification: FCP: FIUO: PUBI: A1 FRDM-KV10Z C Monday, January 18,

2016 BLOCK DIAGRAM

2 5 ___ ___ X Drawing Title: Size Document Number Rev Date: Sheet of Page Title: ICAP Classification: FCP: FIUO: PUBI: A1 FRDM-KV10Z C Monday, January 18,

2016 BLOCK DIAGRAM

2 5 ___ ___ X Drawing Title: Size Document Number Rev Date: Sheet of Page Title: ICAP Classification: FCP: FIUO: PUBI: A1 FRDM-KV10Z C Monday, January 18,

2016 BLOCK DIAGRAM

2 5 ___ ___ X

5 5

4 4

3 3

2 2

1 1 D D C C B B A A PIN FUNCTIONS USED NET NAMES SERIAL RX/TX POKA-YOKE: Place both resistors with the same orientation and provide same airgap between RX to TX resistors terminals in a square fashion. TX SERIAL RX/TX POKA-YOKE: Place both resistors with the same orientation and provide same airgap between RX to TX resistors terminals in a square fashion. RX RX TX TX RX RX TX KV10 - 48LQFP LED FEATURE B G R THERMISTOR 90C to -20C Vdiff ~ 0.372V to 2.879V (Ta=25C 1.650V) SHORTING HEADER ON BOTTOM LAYER Jumper is shorted by a cut-trace on bottom layer. Cutting the trace will effectively isolate the on-board MCU from the OpenSDA debug interface. SWD CONNECTOR RC Filter NET NAMES PIN FUNCTIONS USED LEDRGB_BLUE LEDRGB_GREEN LEDRGB_RED THER_A THER_B SWD_CLK_KV10 SWD_CLK_KV10 SWD_SDA_TGTMCU ADC0_SE9/PTB1 ADC0_SE6/PTE18 ADC0_SE7/PTE19 ADC0_SE5/PTE17 ADC0_SE6/PTE18 ADC0_SE5/PTE17 ADC0_SE7/PTE19 ADC0_DP0 ADC0_DM1 ADC1_SE4/PTE30 PTA1/FTM2_CH0 PTA2/FTM2_CH1 FTM0_CH3/PTC4 FTM0_CH2/PTC3 FTM0_CH1/PTC2 FTM0_CH0/PTC1 FTM0_CH5 FTM0_CH4 PTC0/ADC1_SE11 PTC5/LLWU_P9/SPI0_SCK CMP0_IN0/PTC6/LLWU_P10/SPI0_SOUT/I2C_SCL PTD0/UART1_RX//LLWU_P12 PTD1/UART1_TX PTD2/LLWU_P13/FTM0_CH2 PTD3/SPI0_SIN PTD6/LLWU_P15/SPI0_PCS3 FTM1_CH1 PTA4/LLWU_P3/FTM0_CH1 PTB0/LLWU_P5 PTB3/I2C0_SDA PTE16/ADC0_SE1 PTE24/FTM0_CH0 PTE25/FTM0_CH1 CMP1_IN5/CMP0_IN5/PTE29/FTM0_CH2 PTB17/UART0_TX PTB16/UART0_RX PTB2/I2C0_SCL ADC0_SE9/PTB1 CMP0_IN1/PTC7/SPI0_SOUT/I2C_SDA P3V3 P3V3 GND GND P3V3_KV10 VSSA VREFL VDDA P3V3_KV10 VREFH VSSA VREFL P3V3_KV10 VDDA VSSA VREFH VREFL PTD6 3,5 SWD_DIO_TGTMCU 3,4 SWD_CLK_TGTMCU